International Journal of Advanced Research in

Science and Technology (IJARST)


Volume 8 - Issue 1 | 2019


01. Dynamic Power Reduction in Digital VLSI Circuits Using Stacked LCNMOS.

Priyanka Palaka* and G. Sankara rao

Graphical abstract

image


Highlights

In deep submicron technologies, leakage power becomes a key for a low power design due to its ever increasing proportion in chips total power consumption. Power dissipation is an important consideration in the design of CMOS VLSI circuits. High power consumption leads to reduction in battery life in case of battery powered applications and affects reliability packaging and cooling costs. We propose a technique called Stacked LCNMOS for designing CMOS gates.

Click here to View whole abstract

---------------------------------------------------------------------------------------------------------


Center for Advanced Research

Contact Details

Editor-in-Chief & Director,
Center for Advanced Research,
Door No 5-93, Visakhapatnam-45, INDIA.

Creative Commons License

Creative Commons License

Follow Us


View ijarst journal's profile on LinkedIn