Volume 2, Issue 2

Implementation of Cryptography Core


M. Santhosh Kumar *and B.Vijaya Bhaskar



The continuous increase in demand for security in electronic systems and communication systems which lacks a secure architecture has resulted in the need to provide cryptography architecture with high secure core. The hardware implementation of the cryptography core which incorporates multiple algorithm for security purpose was already developed but if the architecture is capable of switching between the algorithms used for encryption /decryption as controlled by the host computer dynamically, then the security over the data path will be increased by making the attempt for hacking too difficult. The switching between heterogeneous algorithms will also increase the confusion level. This proposed architecture implements three symmetric algorithms namely the standard AES, standard DES and proposed modified DES (MMDV) algorithms. Representing these algorithms in the functional block level and also using the new concept of common S-Box , results in operations that are common to all the three algorithms, allows us to merge them in a single architecture and thus there is an area reduction of 14.5% in cryptography core with 2 S-Boxes rather than using 11 S-Box. The operation of this cryptography core is controlled by the control signals, selecting which algorithm to work at time, making it difficult to hack the information transferred through the data line



PAGES : 84-87 | 47 VIEWS | 98 DOWNLOADS

Download Full Article

M. Santhosh Kumar *and B.Vijaya Bhaskar | Implementation of Cryptography Core | DOI : https://doi.org/10.62226/ijarst20130269

Journal Frequency: ISSN 2320-1126, Monthly
Paper Submission: Throughout the month
Acceptance Notification: Within 6 days
Subject Areas: Engineering, Science & Technology
Publishing Model: Open Access
Publication Fee: USD 60  USD 50
Publication Impact Factor: 6.76
Certificate Delivery: Digital

Publish your research with IJARST and engage with global scientific minds